Hierarchical Sizing & Biasing of Analog Firm Intellectual Properties
نویسندگان
چکیده
We demonstrate hierarchical sizing and biasing methodology in CAIRO+ that automatically generates suitable designs plans used to compute the DC operating point and dimensions for analog firm IPs.
منابع مشابه
Connaissance et synthèse en vue de la conception et la réutilisation de circuits analogiques intégrés. (Knowledge-aware synthesis for analog integrated circuit design and reuse)
The semiconductor industry has continued to make impressive improvements in the achievable density of very large-scale integrated (VLSI) circuits. In order to keep pace with the levels of integration available, design engineers have developed new methodologies and techniques to manage the increased complexity inherent in these large chips. One such emerging methodology is system-on-chip (SoC) d...
متن کاملHierarchical Characterization of Analog Integrated CMOS Circuits
This paper presents a new method for hierarchical characterization of analog integrated circuits. For each circuit class, a fundamental set of performances is defined and extracted topology-independently. A circuit being characterized is decomposed in general subcircuits. Sizing rules of these topology-independent subcircuits are included into the characterization by functional constraints. In ...
متن کاملHierarchical Characterization of Analog Integrated CMOS Circuits
This paper presents a new method for hierarchical characterization of analog integrated circuits. For each circuit class, a fundamental set of performances is defined and extracted topology-independently. A circuit being characterized is decomposed in general subcircuits. Sizing rules of these topology-independent subcircuits are included into the characterization by functional constraints. In ...
متن کاملAnalog System Performance Estimation in the VASE (VHDL-AMS Synthesis Environment)
Critical to the success of analog synthesis in VASE is the accuracy of analog performance estimation at various levels of abstraction. The analog performance estimator (APE) in VASE is used during mixed signal partitioning, analog behavior synthesis as well as analog circuit synthesis. APE is capable of accepting the design parameters (bias current) of an analog component as input and determine...
متن کاملInstitutional environment and the mechanisms of governance: the impact of intellectual property protection on the structure of inter-firm alliances
This study builds on developments in transaction cost economics to examine how institutional environment and transaction (project) characteristics affect governance of inter-firm alliances. The focus is on the choice between equity and contractual alliance forms under differing regimes of intellectual property protection and other national institutional features. Empirical results identify tran...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009